Memory Consistency You can't ignore it, you should fake it

Rekai González Alberquilla AMD UK

16th May 2024

AMD together we advance_

2024 AMD Public | External use

Outline

1. Preamble

2. Memory Consistency: What and why

3. Consistency in action

4. Consistency in high performance processor design



Conventions And disclaimers, and such

- Bold monospace is used for code or linux commands.
- The pairs *load instruction read operation, store instruction write operation* are used interchangeably throughout the presentation.

Rekei Conzález Alberoulla Rekei Conzález Alberoulla 10th May 2024 AMD Public I External Use

Recomended bibliography

- Bruce Jacob, "The Memory System. You can't avoid it, You can't ignore it, you can't fake it".
- Daniel Sorin, Mark Hill, David Wood, "A Primer on Memory Consistency and Cache Coherence".

Both on Springer Synthesis Lectures on Computer Architecture: Affordable, probably available in your library, and offered in open-access every so often.

- Sarita Adve, Kourosh Garachorloo, "Shared Memory Consistency Models: A Tutorial". IEEE Computer'96, Vol. 29, Issue 12.
- Shen and Lipasti, "Modern Processor Design: Fundamentals of Superscalar Processors". McGraw-Hill, 2003.

Preamble

This talk assumes

- You are familiar with Cache memories.
- You are familiar with Cache coherence.
- You are familiar with Out-of-order execution and superscalar processors.
 - Branch prediction is orthogonal.
- All data in C/C++ is volatile-qualified.
- All memory reads/writes are 8-bytes long, aligned.

Preamble

This talk assumes

- You are familiar with Cache memories.
- You are familiar with Cache coherence.
- You are familiar with Out-of-order execution and superscalar processors.
 - Branch prediction is orthogonal.
- All data in C/C++ is volatile-qualified.
- All memory reads/writes are 8-bytes long, aligned.

Consistency vs Coherence, often put together, two totally different beasts.

- Coherence
 - Transparent to the programmer.
 - Only HW designers and low level programmers care about it.
- Consistency
 - Part of the architecture (implication on instruction semantics).
 - Has an impact beyond HW and low level SW.

Definitions

- Parallel: Two events, A, and B, are parallel iff there is no order relationship between them.
- Static instruction: A sequence of bytes that adheres an element of the ISA. Defined by the value of the bytes.
- Dynamic instruction: An instance of a static instruction, defined by the static instruction as well as the execution context.

Definitions

- Parallel: Two events, A, and B, are parallel iff there is no order relationship between them.
- Static instruction: A sequence of bytes that adheres an element of the ISA. Defined by the value of the bytes.
- Dynamic instruction: An instance of a static instruction, defined by the static instruction as well as the execution context.

1 2 3 4 5 6	<pre>b: b.eq r0, r1, end fadd [r3], d0 add r3, #8 inc r0 jmp b end:</pre>	

b.eq r0, r1, end		
fadd [r3], d0		
add r3, #8		
jmp b		
b.eq r0, r1, end		
fadd [r3], d0		
add r3, #8		
jmp b		

Definitions

- Parallel: Two events, A, and B, are parallel iff there is no order relationship between them.
- Static instruction: A sequence of bytes that adheres an element of the ISA. Defined by the value of the bytes.
- Dynamic instruction: An instance of a static instruction, defined by the static instruction as well as the execution context.
- Speculative: means executing without waiting for memory order guarantee, as opposed to control order guarantee.
- L(A): Load/Read Mem[A].
- S(B): Store/Write Mem [B].
- $A \neq B \Rightarrow Mem[A] \cap Mem[B] = \Phi.$

Definitions:Order relationships All about not being one and only one order

- Program order: Is the order relationship between dynamic instructions implied by the trace (sequential execution) of the program, <p.
- Coherence order: Is the order relationshipt between dynamic instructions implied by the cache coherence protocol.
- Memory order: Is the order in which (memory) operations arrive to the shared global memory, <m.

The rest of the talk is about when, given two instructions I_i , I_j , $I_i <_p I_j \Rightarrow I_i <_m I_j$.

Definitions:Order relationships All about not being one and only one order

- Program order: Is the order relationship between dynamic instructions implied by the trace (sequential execution) of the program, <_p.
- Coherence order: Is the order relationshipt between dynamic instructions implied by the cache coherence protocol.
- Memory order: Is the order in which (memory) operations arrive to the shared global memory, <m.

The rest of the talk is about when, given two instructions I_i , I_j , $I_i <_p I_j \Rightarrow I_i <_m I_j$.

- Fence: the ultimate tool. A Fence is a special instruction such that: for any two instructions *I_i*, *I_j*, for any two fences *F_u*, *F_v*
 - $I_i <_p F_u \Rightarrow I_i <_m F_u$
 - $F_u <_p I_j \Rightarrow F_u <_m I_j$ • $F_u <_p F_v \Rightarrow F_u <_m F_v$

i.e., fences enforce order.

• There can be fences that provide only a subset of the guarantees.

Assuming P0 and P1 are processors in a shared memory system.



Assuming P0 and P1 are processors in a shared memory system.



Assuming P0 and P1 are processors in a shared memory system.



Assuming P0 and P1 are processors in a shared memory system.



Assuming P0 and P1 are processors in a shared memory system.



What is memory Consistency?

Memory consistency is a contract between a programmer and a system that describes which outcomes are possible for a particular program.

- Strict consistency: writes to memory are instantaneously observable by all processors in the system. *Purely theoretical.*
- Sequential consistency (Lamport, 1979): "The result of any execution is the same as if the (read and write)
 operations of all processes on the data store were executed in some sequential order, and the operations of
 each individual processor appear in this sequence in the order specified by its program" (MIPS R10000).
- Release consistency
 - TSO, strong: Younger loads may be reordered w.r.t. older stores. *I.e.* writes can be buffered locally (x86).
 - RMO, weak: A read or write may be reordered w.r.t. any other read or write to a different location (Power, Arm).

What does that mean? The informal view



Push towards stricter consistency Or why did you say we care about this?



Push towards stricter consistency Or why did you say we care about this?



This algorithm is SC-sound but does not work in TSO or RMO

• Thinking SC is easier.

The (a bit more) formal view What is the TSO guarantee?

No matter whether A and B are the same

- $L(A) <_{p} L(B) \Rightarrow L(A) <_{m} L(B)$: Loads cannot overtake loads.
- $L(A) <_{p} S(B) \Rightarrow L(A) <_{m} S(B)$: Stores cannot overtake loads.
- $S(A) <_{p} S(B) \Rightarrow S(A) <_{m} S(B)$: Stores cannot overtake stores.

The (a bit more) formal view What is the TSO guarantee?

No matter whether A and B are the same

- $L(A) <_{p} L(B) \Rightarrow L(A) <_{m} L(B)$: Loads cannot overtake loads.
- $L(A) <_{p} S(B) \Rightarrow L(A) <_{m} S(B)$: Stores cannot overtake loads.
- $S(A) <_p S(B) \Rightarrow S(A) <_m S(B)$: Stores cannot overtake stores.
- *L*(*A*) yields the value written by

$$\max_{\leq_{m}} \{ S(A) | S(A) <_{m} L(A) \text{ or } S(A) <_{p} L(A) \}$$

Loads take the value of

- If the $<_p$ -latest store before the Load is $L(A) <_m S(A)$, then S(A) (Store-to-load-forwarding).
- Otherwise he <_m-latest store before the Load.

Back to the example



What about the good old flag based synchronisation?



13 / 21 2024 AMD Public | External use



C1: R0 <- R(_ready) C2: BIfZero R0, C1 C3: R1 <- R(_data) C4: W(_ready, 0) P1: R0 <- R(_ready) P2: BIfNotZero R0, P1 P3: W(_data, R1) P4: W(_ready, 1)

- $C1_n <_p C3 \Rightarrow C1_n <_m C3$
- C3 $<_p$ C4 \Rightarrow C3 $<_m$ C4
- $P1_n <_p P3 \Rightarrow P1_n <_m P3$
- $P3 <_{\rho} P4 \Rightarrow P3 <_{m} P4$

Putting all together +<2> If C1_i observes P4, *i.e.* P4 $<_m$ C1_i, then it is guaranteed by TSO that P3 $<_m$ C3, *i.e.* _data gets the expected v. +<3> If P1_i observes C4, *i.e.* C4 $<_m$ P1_i, then it is guaranteed by TSO that C3 $<_m$ P3, *i.e.* _data is not overwritten before being read.

High performance techniques

- We want to do as much Out-of-order as needed to maximise ILP/MLP extraction.
- Break name dependencies, honour real dependencies.
- Execute instructions as soon as operands are ready. Commit in order to preserve precise exceptions.

What does consistency have to do with all this?

• The moment there are more than one threads sharing the memory out-of-order execution needs to be done carefully.

Four techniques, as described in [Shen and Lipasti] and [Sorin et al]

- Load-load bypassing: Executing a younger load ahead of an older load waiting.
- Load-store bypassing: Executing a younger load ahead of an older store waiting.
- Store-Load Forwarding: Sending the data from an older store to a younger load.
- Store coalescing: Merging writes before sending them to memory.

Some code to reason on Who does not love I-DAXPY?

Loop:										
			Ld [Rpx						
			Ld [Rx]						
			Mul	F2, F						
			Ld [Rpy						
	F4 <		Ld [Ry]						
	F4 <		Add	F4, F						
			Ld [Rpz						
	St F		[Rz	0						
	Rpx		Add	Rpx,						
	Rpy		Add	Rpy,						
	Rpz		Add	Rpz,						
	Cmp Rpx, End									
	.3 Bneq Loop									



Load-Load bypassing We want loads executed ASAP

Scenario, n-th iteration

- $I2_n$: F2 <= Ld [Rx] misses in DL1 @Rx.
- We do not want to wait for the miss to do $I4_n$: Ry <= Ld [Rpy] and $I5_n$: F4 <= Ld [Ry].
- So we execute $I4_n$ as soon as $I10_{n-1}$ is done, and $I5_n$ as soon as $I4_n$ is done.

Load-Load bypassing We want loads executed ASAP

Scenario, n-th iteration

- $I2_n$: F2 <= Ld [Rx] misses in DL1 @Rx.
- We do not want to wait for the miss to do $I4_n$: Ry <= Ld [Rpy] and $I5_n$: F4 <= Ld [Ry].
- So we execute $I4_n$ as soon as $I10_{n-1}$ is done, and $I5_n$ as soon as $I4_n$ is done.

- Doing so would violate $I2_n <_p I4_n \Rightarrow I2_n <_m I4_n$.
 - If we are in relaxed consistency that is okay.
 - If we are in TSO or SC that is not okay!
- One way to fake it is as R10000 did: The eviction or invalidation of a cache block squashes any load to that block and all subsequent instructions.
 - If S₁: S(X) <_p S₂: S(Y) <_m L₁: L(Y) <_p L₂: L(X), both TSO and SC have to guarantee that if L₁ reads the value written by S₂, L₂ needs to read the value from S₁ (or younger).
 - If L₂ gets a value older than S₁ it is guaranteed to observe an invalidation from S₁ before the data from S₂ arrives.

Load-Store bypassing We want loads executed ASAP

Scenario, n-th iteration

- $I3_{n-1}$: F2 <= Mul F2, F0 is a long latency operation/I7_{n-1}: Rz <= Ld [Rpz] misses in DL1 @Rz.
- Stores cannot write memory until they are the oldest instruction.
- We don't want $I1_n$ ($I2_n$, $I4_n$, $I5_n$) to have to wait until $I8_{n-1}$ is the oldest instruction/retires.
- So we execute $I1_n$ as soon as as $I9_{n-1}$ is done.

Load-Store bypassing We want loads executed ASAP

Scenario, n-th iteration

- $I3_{n-1}$: F2 <= Mu1 F2, F0 is a long latency operation/ $I7_{n-1}$: Rz <= Ld [Rpz] misses in DL1 @Rz.
- Stores cannot write memory until they are the oldest instruction.
- We don't want $I1_n$ ($I2_n$, $I4_n$, $I5_n$) to have to wait until $I8_{n-1}$ is the oldest instruction/retires.
- So we execute $I1_n$ as soon as as $I9_{n-1}$ is done.

- If z[n-1] == x[n] we have to do Store-Load Forwarding to preserve program semantics.
- If z[n-1] != x[n], doing so would violate $I7_{n-1} <_p I1_n \Rightarrow I7_{n-1} <_m I1_n$.
 - If we are in relaxed consistency or TSO that is okay.
 - If we are in SC that is not okay!
- The same solution as in the previous case would handle it.

Load-Store bypassing

Scenario, n-th iteration

- $I3_{n-1}$: F2 <= Mul F2, F0 is a long latency operation/I7_{n-1}: Rz <= Ld [Rpz] misses in DL1 @Rz.
- Stores cannot write memory until they are the oldest instruction.
- We don't want $I1_n$ ($I2_n$, $I4_n$, $I5_n$) to have to wait until $I8_{n-1}$ is the oldest instruction/retires.
- So we execute $I1_n$ as soon as as $I9_{n-1}$ is done.

- What if I7_{n-1} misses in DL1 @Rz?
 - This is a program semantics issue =) nothing new as far as consistency is concerned.
 - Enforcing issue in order handles the situation.

Store coalescing If stores overlap, let's send them together

Scenario, n-th iteration

- *z[n-2] and *z[n] lie consecutively in the same cache line.
- *z[n-1] lies in a different cache line.
- We want to minimise the amount of cache writes, so we use a buffer to coalesce the data and perform two writes to DL1 instead of 3.

Store coalescing If stores overlap, let's send them together

Scenario, n-th iteration

- *z[n-2] and *z[n] lie consecutively in the same cache line.
- *z[n-1] lies in a different cache line.
- We want to minimise the amount of cache writes, so we use a buffer to coalesce the data and perform two writes to DL1 instead of 3.

- Doing so would violate $I8_{n-2} <_p I8_{n-1} <_p I8_n \Rightarrow I8_{n-2} <_m I8_{n-1} <_m I8_n$.
 - If we are in relaxed consistency that is okay.
 - If we are in TSO or SC that is not okay!
- There is literature handling it by delaying coherence responses to still enforce TSO.

Push towards more relaxed consistency

- This should make it obvious why HW designers may want relaxed consistency.
- Why do we just not do all relaxed consistency then?
 - Code is not portable towards more restricted consistency model.
 - Ordering is a responsibility of the programmer (or compiler).
 - Harder to write (correct) software.
 - Achived through fences.
 - Fences are instructions such that impose order. If F is a *fence*, and I and J are any two instructions
 - $I <_p F \Rightarrow I <_m F$.
 - $F \stackrel{r}{<_{p}} J \Rightarrow F \underset{r}{<_{m}} J$.
- The flipside of fences is that
 - The most straigtforward way to enforce a fence is squashing all subsequent instructions upon retire.
 - Fences may have implications as they travel the memory hierarchy.

Conclusions

- You cannot ignore your memory model
 - If you are making SW, you need to know what outcomes are possible, so your memory sharers communicate the way you want them to.
 - If you are making HW, you do not need to implement it, faking it is just enough, and enables better performance.

Copyright and Disclaimer

©2024 Advanced Micro Devices, Inc. All rights reserved

AMD, the AMD Arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions, and typographical errors. The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes.

THIS INFORMATION IS PROVIDED 'AS IS.' AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AND IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

AMDA

2024 AMD Public | External use