

Barcelona Supercomputing Center Centro Nacional de Supercomputación



Designing HPC Architectures at the Barcelona Supercomputing Center

Miquel Moretó

Senior Researcher

28/Nov/2018

Universidad Complutense de Madrid

Barcelona Supercomputing Center Centro Nacional de Supercomputación

BSC-CNS objectives



Supercomputing services to Spanish and EU researchers



R&D in Computer, Life, Earth and Engineering Sciences



PhD programme, technology transfer, public engagement





People and Resources Data as of 31st of December 2017



Center Centro Nacional de Supercomputación

Mission of BSC Scientific Departments



To influence the way machines are built, programmed and used: programming models, performance tools, Big Data, computer architecture, energy efficiency



To understand living organisms by means of theoretical and computational methods (molecular modeling, genomics, proteomics)





To develop and implement global and regional state-of-the-art models for shortterm air quality forecast and long-term climate applications



To develop scientific and engineering software to efficiently exploit super-computing capabilities (biomedical, geophysics, atmospheric, energy, social and economic simulations)

BSC & The Global IT Industry 2018



MareNostrum4

Total peak performance: 13,7 PflopsGeneral Purpose Cluster:11.15 Pflops(1.07.2017)CTE1-P9+Volta:1.57 Pflops(1.03.2018)CTE2-Arm V8:0.5 Pflops(????)CTE3-KNH?:0.5 Pflops(????)

8888

MareNostrum 1 2004 – 42,3 Tflops 1st Europe / 4th World New technologies MareNostrum 2 2006 – 94,2 Tflops 1st Europe / 5th World New technologies MareNostrum 3 2012 – 1,1 Pflops 12th Europe / 36th World MareNostrum 4 2017 – 11,1 Pflops 2nd Europe / 13th World New technologies

HPC Performance Evolution from the Top500



Centre Nacional de Supercomputación

Top10 in Top500 list



Barcelona Supercomputing **BSC** Center Centro Nacional de Supercomputación

(According to HPL

(According to HPCG benchmark

| Rank | Name | Country | Rmax | Rpeak | % Efficiency | | Rank | Name | Rmax | Rpeak | % Efficiency |
|------|----------------------|---------|--------|---------|-----------------|---------|-------|-----------------|------------------|--------|-----------------|
| 1 | Sunway TaihuLight | China | 93,015 | 125,436 | 74.15 % | | 1 | K Computer | 603 | 11,280 | 5.34% |
| 2 | Tianhe-2 | China | 33,863 | 54,902 | 61.68% | | 2 | Tianhe-2 | 580 | 54,902 | 1.06% |
| 3 | Piz Daint | | | | | | 3 | Trinity | 546 | 43,902 | 1.24% |
| | | | | | | | | | • | | 1.92% |
| 4 | Gyoukou | Cl | urre | nt H | PC sy | ys m | stems | 5 SUTT | er tro ficion | m | 0.38% |
| 5 | Titan | Sign | | ann þ | Jenior | | lance | | | CIES | 1.54% |
| 6 | Sequoia | | | · · | | | 7 | Cori | 255 | 21,001 | 1 070/ |
| 7 | Trinity | US | 14,137 | 43,902 | 32.20% | | 1 | CON | 300 | | 1.27% |
| 8 | Cori | US | 14,015 | 27,881 | 50.27% | | 8 | Seguoia | 330 | 20,133 | 1 64% |
| 9 | Oakforest- PACS | Japan | 13,555 | 24,913 | 54.41% | | - | | | 27 113 | |
| | | | | | | | 9 | Titan | 322 | 27,110 | 1.19% |
| 10 | K Computer | Japan | 10,510 | 11,280 | 93.17% | | 10 | Mira | 167 | 10,066 | 1.66% |
| 16 | Mare nostrum | Spain | 6,471 | 10,296 | 62,85% | | 15 | Mare Nostrum | 122 | 10,296 | 1,18% |

MN3 (2012) vs MN4 (2017): Are applications really faster with new processors?

| Applicati | on | Cores | Performance | | | | |
|-----------|---|-------|-------------|------|--|--|--|
| | | 256 | 1.37 | | | | |
| VVNF | | 128 | | 1.06 | | | |
| CROMACS | | 1024 | | | | | |
| GROWAC | 5 | 102 | | 1.19 | | | |
| | _ | | | 1.31 | | | |
| | Performance of new processors marginally increases | | | | | | |
| NAIVID | | | | | | | |
| | | | | 1.20 | | | |
| | | 04 | | 2.2 | | | |
| VASP | | 32 | | 2.0 | | | |
| | | 96 | | 2.24 | | | |
| HPL . | | 48 | | 2.21 | | | |



The MultiCore Era

Moore's Law + Memory Wall + Power Wall



BSC Barcelona Supercomputing Center Centro Nacional de Supercomputación

How Multicores Were Designed at the Beginning?

IBM Power4 (2001)

- 2 cores, ST
- 0.7 MB/core L2, 16MB/core L3 (off-chip)
- 115W TDP
- 10GB/s mem BW



IBM Power7 (2010)

- 8 cores, SMT4
- 256 KB/core L2 16MB/core L3 (on-chip)
- 170W TDP
- 100GB/s mem BW



IBM Power8 (2014)

- 12 cores, SMT8
- 512 KB/core L2 8MB/core L3 (on-chip)
- 250W TDP
- 410GB/s mem BW





Supercomputing Center Centro Nacional de Supercomputación

Runtime Aware Architectures Ronol Project

- The runtime drives the hardware design
 - Tight collaboration between software and hardware layers



Task based PM annotated by the user

Data dependencies detected at runtime

Dynamic scheduling

"Reuse" architectural ideas under new constraints



Research Lines (2013 – 2018)





- European Research Council
- Management of hybrid memory hierarchies with scratchpad memories (ISCA'15, PACT'15) and stacked DRAMs (ICS'18)
- Runtime Exploitation of Data Locality (PACT'16, TPDS'18, SC'18)
- Exploiting the Task Dependency Graph (TDG) to reduce data movements (ICS'18)
- Architectural Support for Task-dependence Management (IPDPS'17, HPCA'18)
- Criticality-aware task scheduling (ICS'15) and acceleration (IPDPS'16)
- Approximate Task Memoization (IPDPS'17)
- Vector Extensions to Optimize DBMS (Micro'12, HPCA'15, ISCA'16)
- Dealing with Variation due to Hardware Manufacturing (ICS'16)



The International Exascale Challenge

- Exascale computing: 10¹⁸ FLOPS
 - 150x faster than MareNostrum 4
- Sustained real life application performances, not just Linpack...
- Exascale will not just allow present solutions to run faster, but will enable new solutions not affordable with today HPC technology
- From simulation to high predictability for precise medicine, energy, climate change, autonomous driven vehicles...
- The International context (US, China, Japan and EU...)
- The European HPC programme
- The European Processor Initiative (EPI)
- BSC role



Worldwide HPC roadmaps





World Top 20 machines (status November 2017)

EU not in HPC world leaders



EU HPC Ecosystem

- Specifications of exascale prototypes
- Technological options for future systems

- Collaboration of HPC Supercomputing Centres and application CoEs
- Provision of HPC capabilities and expertise

 Identify applications for codesign of exascale systems

ETP 4

HPC

EUROPEAN

FOR HIGH Performance Compliting

FECHNOLOGY Platform

 Innovative methods and algorithms for extreme parallelism of traditional & emerging applications

Centers of Excellence in HPC applications







FET & e-Infra Calls WP2014-2015

Mont-Blanc projects in a glance

Vision: to leverage the fast growing market of mobile technology for scientific computation, HPC and non-HPC workloads



SEVENTH FR

Centro Nacional de Supercomputación

BSC contributions in Mont-Blanc



Mont-Blanc HPC Stack for Arm



Industrial applications



cea

Barcelona

Supercomputing Center

ional de Supercomputación

ARM



Barcelona Supercomputing Center Centro Nacional de Supercomputación

A big challenge, and a huge opportunity for Europe



- Extend current mobile chips with the needed HPC features
 - Explore the use **vector architectures** in mobile accelerators (vector processor ARM-based, 15+ Teraflops chip, 150 watts)... unique opportunity for Europe
 - One design for all market segments: mobile, data centers, supercomputers



Mont-Blanc 3: Dibona test platform

Power supply units

48 computes nodes: 16 blades 96 CPUs 3000 cores 12000 threads

Hydraulics for Direct Liquid Cooling (ultraenergy efficient with hot water cooling)



Redundant management server including storage

IB EDR switches

Internal Ethernet management network



Dibona Processor: Cavium ThunderX2





Mont-Blanc 2020: Architectural Vision



Designing Mont-Blanc 2020 Compute Clusters



BSC and the European Commission



Final plenary panel at ICT -Innovate, Connect, Transform conference, 22 October 2015 Lisbon, Portugal.

The transformational impact of excellent science in research and innovation

"Europe can develop an exascale machine with ARM technology. Maybe we need an consortium for HPC and Big Data".

> Seymour Cray Award Ceremony Nov. 2015 Mateo Valero





The European Commission and HPC



European Commission President Jean-Claude Juncker

"Our ambition is for Europe to become one of the top 3 world leaders in high-performance computing by 2020"

Paris, 27 October 2015





Barcelona Supercomputing Center Centro Nacional de Supercomputación

Vice-President Andrus Ansip

"I encourage even more EU countries to engage in this ambitious endeavour"

 Ministers from seven MS (France, Germany, Italy, Luxembourg, Netherlands, Portugal and Spain) sign a declaration to support the next generation of computing and data infrastructures

Digital Day Rome, 23 March 2017



The EuroHPC Declaration

Declaration signed in Rome, March 23rd, 2017 by:





Agree to work towards the establishment of a **cooperation framework** -EuroHPC - for **acquiring and deploying an integrated exascale supercomputing infrastructure** that will be **available across the EU** for scientific communities as well as public and private partners





Europa portal: (January 2018)

http://europa.eu/rapid/press-release_IP-18-64_en.htm



European Commission - Press release

Commission proposes to invest EUR 1 billion in world-class European supercomputers

Brussels, 11 January 2018

The European Commission unveiled today its plans to invest jointly with the Member States in building a world-class European supercomputers infrastructure.

Supercomputers are needed to process ever larger amounts of data and bring benefits to the society in many areas from health care and renewable energy to car safety and cybersecurity.



European Processor Initiative (EPI)

- Dates: end 2018 end 2022
- Budget: <u>120M€</u> (+ external funding to be defined)



European Processor Initiative

- EPI objectives aligned with EuroHPC initiative
- Consortium:
 - ATOS/Bull (coordinator), BSC, Infineon, BMW, ST, ExToll, E4, SemiDynamics, Juelich, ETHZ, CEA, FORTH, Kalray, ...
- Define, design and manufacture:
 - European general purpose processor ightarrow probably based on Arm ISA
 - European accelerator \rightarrow based on RISC-V ISA
- Suitable for multiple markets: HPC, Big Data, automotive, Internet-of-Things, etc.
- <u>Goal</u>: deploy pre-Exascale (2021) and Exascale systems (2023) based on EPI technology in selected European Institutions





EPI 23 partners, from research to industry from consortium to EU high tech fabless $\overline{}$ BMW GROUP Rolls-Royce semidynamic^s EXTOLL Elektrobit Sustr (infineon omotive C KALRAY Bull EPI Common BSC Barcelona Supercomputing Center **European Processor Initiative Platform** EU - FPA Semiconductor CRS UNIVERSITÀ DI PISA **CHALMERS** Research JÜLICH Fabless company Industrial hand of EPI TÉCNICO LISBOA 💹 Fraunhofer ETH zürich **1st EPI production** Incorporated by a **GENCI** couple EPI members and external investors

Three streams

> General purpose and Common Platform

- Arm SVE or other candidates...
- Bull: System integrator → chip integrator
- Mont-Blanc 2020 Architectural Vision

>Accelerator

- RISC-V
- EU design: BSC, CEA, Chalmers, ETHZ, EXTOLL, E4, FORTH, Fraunhofer, IST, UNIBO, UNIZG, Semidynamics

> Automotive

• Infineon, BMW...



EPI ROADMAP







RISC-V accelerator vision @ EPI

• High throughput devices

- Long Vectors (a la Cray? A la Cyber205? ...)
 - Decouple Front end Back end engines
 - Optimize memory throughput ([Command vector, 98])
 - Explicit locality management (long register file)
- ISA is important
 - Decouple/hide again hardware details, reuse SW technologies (compilers, OS,...),
 - Specific instructions?
- "limited" number of control flows
- Low power: ~ low voltage x ~ low frequency
- Hierarchical Acceleration
 - Nesting
- MPI+OpenMP
 - Task based, throughput oriented programming approach
 - Malleability in application + Dynamic resource (cores, power, BW) management
 - Intelligent runtimes & Runtime Aware Architectures
 - Architectural support for the runtime

Accelerator for ML

- Specialized "non Von-Neumann" compute and data motion engines (neural/stencil)
- Tuned numerical precision





BSC is looking for talented and motivated students and professionals with expertise in the design and verification of IPs to be integrated into top-level HPC SoC designs. The immediate responsibilities of this group will be related to The European Processor Initiative.

PhD students and experienced professionals (Engineers and/or PhD holders) wanted for:

- RTL/Microarchitecture
- Verification
- FPGA Design

Find out more: <u>https://www.bsc.es/join-</u> <u>us/job-opportunities/103csrre</u> Or contact: <u>rrhh@bsc.es</u>







MareNostrum 5 in 2023...





Conclusions

- BSC is designing the next generation of supercomputers
 - Runtime-Aware Architectures
 - Mont-Blanc European project series
 - European Processor Initiative (EPI)
- **Goal**: Ensure technological leadership of Europe for the next decade in High Performance Computing (HPC)
- We need help from all of you to achieve such an ambitious goal ^(C)





Barcelona Supercomputing Center Centro Nacional de Supercomputación



THANK YOU!

Please, contact me at: miquel.moreto@bsc.es

www.bsc.es