

Barcelona Supercomputing Center Centro Nacional de Supercomputación



From Classical to Runtime Aware Architectures

**Prof. Mateo Valero** BSC Director



Cursos de Postgrado


VERSIDA

Madrid, 25 Abril 2017

Workshop Syec 25-26 April



# **Technological Achievements**



#### Transistor (Bell Labs, 1947)

- DEC PDP-1 (1957)
- IBM 7090 (1960)

#### Integrated circuit (1958)


- IBM System 360 (1965)
- DEC PDP-8 (1965)


#### Microprocessor (1971)

• Intel 4004



## **Birth of the Revolution – The Intel 4004**





'intel')

# Introduced November 15, 1971 108KHz, 50 KIPs, 2300 10µ transistors




# Sunway TaihuLight

- SW26010 processor (Chinese design, ISA, & fab)
- 1.45 GHz
- Node = 260 Cores (1 socket)
- 4 core groups
- 32 GB memory
- 40,960 nodes in the system
- 10,649,600 cores total
- 1.31 PB of primary memory (DDR3).
- 125.4 Pflop/s theoretical peak
- 93 Pflop/s HPL, 74% peak
- 15.3 Mwatts water cooled
- 3 of the 6 finalists for Gordon Bell Award@SC16










# **Top 500 Supercomputers - November 2016**


Rank	Name	Site	Computer	Total Cores	Rmax	Rpeak	Power	Mflops/W
1	Sunway TaihuLight	National Supercomputing Center in Wuxi	Sunway MPP, Sunway SW26010 260C 1.45GHz, Sunway	10649600	93014593, 88	125435904	15371	6051,3
2	Tianhe-2 (MilkyWay-2)	National Super Computer Center in Guangzhou	TH-IVB-FEP Cluster, Intel Xeon E5-2692 12C 2.200GHz, TH Express-2, Intel Xeon Phi 31S1P	3120000	33862700	54902400	17808	1901,54
3	Titan	DOE/SC/Oak Ridge National Laboratory	Cray XK7 , Opteron 6274 16C 2.200GHz, Cray Gemini interconnect, NVIDIA K20x	560640	17590000	27112550	8209	2142,77
4	Sequoia	DOE/NNSA/LLNL	BlueGene/Q, Power BQC 16C 1.60 GHz, Custom	1572864	17173224	20132659,2	7890	2176,58
5	Cori	DOE/SC/LBNL/NERSC	Cray XC40, Intel Xeon Phi 7250 68C 1.4GHz, Aries interconnect	622336	14014700	27880653	3939	3557,93
6	Oakforest- PACS	Joint Center for Advanced High Performance Computing	PRIMERGY CX1640 M1, Intel Xeon Phi 7250 68C 1.4GHz, Intel Omni-Path	556104	13554600	24913459	2718,7	4985,69
7		RIKEN Advanced Institute for Computational Science (AICS)	K computer, SPARC64 VIIIfx 2.0GHz, Tofu interconnect	705024	10510000	11280384	12659,89	830,18
8	Piz Daint	Swiss National Supercomputing Centre (CSCS)	Cray XC50, Xeon E5-2690v3 12C 2.6GHz, Aries interconnect , NVIDIA Tesla P100	206720	9779000	15987968	1312	7453,51
9	Mira	DOE/SC/Argonne National Laboratory	BlueGene/Q, Power BQC 16C 1.60GHz, Custom	786432	8586612	10066330	3945	2176,58
10	Trinity	DOE/NNSA/LANL/SNL	Cray XC40, Xeon E5-2698v3 16C 2.3GHz, Aries interconnect	301056	8100900	11078861	4232,63	1913,92



### Performance Development of HPC over the Last 23 Years from the Top500




# **Supercomputer Performance Road Map**






# Our origins...Plan Nacional de Investigación

#### High-performance Computing group @ Computer Architecture Department (UPC)





# Venimos de muy lejos...





#### Barcelona Supercomputing Center Centro Nacional de Supercomputación

#### **BSC-CNS objectives**




to Spanish and EU researchers R&D in Computer, Life, Earth and Engineering Sciences PhD programme, technology transfer, public engagement






#### Barcelona Supercomputing Center Centro Nacional de Supercomputación






# The MareNostrum 3 Supercomputer

#### **Over 10<sup>15</sup> Floating Point Operations per second**




### **The MareNostrum 4 Supercomputer**







# **Mission of BSC Scientific Departments**



To influence the way machines are built, programmed and used: computer architecture, programming models, performance tools, Big Data, Artificial Intelligence



To understand living organisms by means of theoretical and computational methods (molecular modeling, genomics, proteomics)







To develop and implement global and regional state-of-the-art models for shortterm air quality forecast and long-term climate applications



To develop scientific and engineering software to efficiently exploit super-computing capabilities (biomedical, geophysics, atmospheric, energy, social and economic simulations)



# Latency Has Been a Problem from the Beginning... 🙁




- Feeding the pipeline with the right instructions:
  - HW/SW trace cache (ICS'99)
  - Prophet/Critic Hybrid Branch Predictor (
- Locality/reuse
  - Cache Memory with Hybra ) apping (IASTED87). Victim Cache 🙂
  - Dual Data Carle Carl
- A novel renaming hechanism that boosts software prefetching (ICS'01)
- Virtual-Physical Registers (HPCA'98)
- Kilo Instruction Processors (ISHPC03, HPCA'06, ISCA'08)







# ... and the Power Wall Appeared Later 😕 😕




- Better Technologies
- Two-level organization (Locality Exploitation)
  - Register file for Superscalar (ISCA'00)
  - Instruction queues (ICCD'05)
  - Load/Store Queues (ISCA'08)
- Direct Wakeup, Pointer-based of uc on Queue Design (ICCD'04, ICCD'05)
- Content-aware re Li file (ISCA'09)
- Fuzzy computation (ICS'01, IEEE CAL'02, IEEE-TC'05). Currently known as Approximate Computing <sup>(2)</sup>






### **Fuzzy computation**



Center Centro Nacional de Supercomputación

# SMT and Memory Latency ... 🙂



- Simultaneous Multithreading (SMT)
  - Benefits of SMT Processors:
    - Increase core resource utilization
  - Basic pipeline unchanged:
    - Few replicated records other shared
- Some of our consist users
  - Dynamic Up controlled Resource Allocation (MICRO 2004)
  - Quality of Service (QoS) in SMTs (IEEE TC 2006)
  - Runahead Threads for SMTs (HPCA 2008)




# Time Predictability (in multicore and SMT processors)

#### **Definition:**

- Ability to provide a minimum performance to a task
- Requires biasing processor resource allocation
- Where is it required:
  - Increasingly required in handheld/desktop devices
  - Also in embedded hard real-time systems (car, lega, rains, ...
- How to achieve it:
  - Controlling how resources are a s g ed to co-running tasks
- Soft real-time systems
  - SMT: DCRA real collocation policy (MICRO 2004, IEEE Micro 2004)
    - Monte Carle partitioning (ACM OSR 2009, IEEE Micro 2009)
- Hard real-time systems
  - Deterministic resource 'securing' (ISCA 2009)
  - Time-Randomised designs (DAC 2014 best paper award)







# Vector Architectures... Memory Latency and Power COC

- Out-of-Order Access to Vectors (ISCA 1992, ISCA 1995)
- Command Memory Vector (PACT 1998)
  - In-memory computation
- Decoupling Vector Architectures (HPCA 1996)
  Cray SX1
- Out-of-order Vector Architectures (Micro 1996)
- Multithreaded Vector Architectures (HPCA 1957)
- SMT Vector Architectures (HICS 1997, ITEL
- Vector register-file organization w
- Vector Microprocessors (1 299, SPAA 2001)
- Vector Architectures for Multimedia (HPCA 2001, Micro 2002)
- High-Speed Buffers Routers (Micro 2003, IEEE TC 2006)
- Vector Architectures for Data-Base (Micro 2012, HPCA2015, ISCA2016)






# **Statically scheduled VLIW architectures**





# The MultiCore Era

#### Moore's Law + Memory Wall + Power Wall



BSC Barcelona Supercomputing Center Centro Nacional de Supercomputación Romol

## How Multicores Were Designed at the Beginning?


#### IBM Power4 (2001)

- 2 cores, ST
- 0.7 MB/core L2, 16MB/core L3 (off-chip)
- 115W TDP
- 10GB/s mem BW




#### **IBM Power7 (2010)**

- 8 cores, SMT4
- 256 KB/core L2 16MB/core L3 (on-chip)
- 170W TDP
- 100GB/s mem BW



#### **IBM Power8 (2014)**

- 12 cores, SMT8
- 512 KB/core L2 8MB/core L3 (on-chip)
- 250W TDP
- 410GB/s mem BW




#### How To Parallelize Future Applications?

- From sequential to parallel codes
- Efficient runs on manycore processors implies handling:
  - Massive amount of cores and available parallelism
  - Heterogeneous systems
    - Same or multiple ISA
    - Accelerators, specification
  - Deep and herogeneous memory hierarchy
    - Non-Uniform Memory Access (NUMA)
    - Multiple address spaces
  - Stringent energy budget
  - Load Balancing


# **Programmability Wall**






# Living in the Programming Revolution








Barcelona Supercomputing Center Centro Nacional de Supercomputación



Sc Supercomputing Center Centro Nacional de Supercomputación


#### ación

# **History / Strategy**



# **OmpSs**


### A forerunner for OpenMP








#### **OmpSs:** data-flow execution of sequential programs



Decouple how we write applications form how they are executed



Barcelona Supercomputing Center Centro Nacional de Supercomputación



Clean offloading to hide architectural complexities



## **OmpSs: A Sequential Program ...**


```
void vadd3 (float A[BS], float B[BS],
   float C[BS]);
```


void accum (float A[BS], float \*sum);





### **OmpSs: ...Taskified...**





Color/number: order of task instantiation Some antidependences covered by flow dependences not drawn






## ... and Executed in a Data-Flow Model

Barcelona Supercomputing Center

Centro Nacional de Supercomputación



Color/number: a possible order of task execution





# **OmpSs: Potential of Data Access Info**

- Flat global address space seen by programmer
- Flexibility to dynamically traverse dataflow graph "optimizing"
  - Concurrency. Critical path
  - Memory access: data transfers performed by run time
- Opportunities for automatic
  - Prefetch
  - Reuse
  - Eliminate antidependences (rename)
  - **Replication management** 
    - Coherency/consistency handled by the runtime
    - Layout changes












### **CellSs implementation**




Supercomputing Center Centro Nacional de Supercomputación P. Bellens, et al, "CellSs: A Programming Model for the Cell BE Architecture" SC'06. P. Bellens, et al, "CellSs: Programming the Cell/B.E. made easier" IBM JR&D 2007



# Renaming @ Cell


- Experiments on the CellSs (predecessor of OmpSs)
  - Renaming to avoid anti-dependences
    - Eager (similarly done at SS designs)
      - At task instantiation time
    - Lazy (similar to virtual registers)
      - Just before task execution




P. Bellens, et al, "CellSs: Scheduling Techniques to Better Exploit Memory Hierarchy" Sci. Prog. 2009











#### SMPSs: Jacobi reduciton in # remanings




### Data Reuse @ Cell

- Experiments on the CellSs
  - Data Reuse
  - Locality arcs in dependence graph





• Good locality but high overhead  $\rightarrow$  no time improvement




P. Bellens, et al, "CellSs: Scheduling Techniques to Better Exploit Memory Hierarchy" Sci. Prog. 2009






### **Reducing Data Movement @ Cell**

- Experiments on the CellSs (predecessor of OmpSs)
  - Bypassing / global software cache
  - Distributed implementation
    - @each SPE
    - Using object descriptors managed atomically with specific hardware support (line level LL-SC)








P. Belens et al, "Making the Best of Temporal Locality: Just-In-Time Renaming and Lazy Write-Back on the Cell/B.E." IJHPC 2010



# **GPUSs implementation**

- Architecture implications
  - Large local store O(GB)  $\rightarrow$  large task granularity
  - Data transfers: Slow, non overlapped
- Cache management
  - Write-through
  - Write-back
- Run time implementation
  - Powerful main processor and multiple cores
  - Dumb accelerator (not able to perform data transfers, implement software cache,...)





← Good ← Bad



# **Prefetching @ multiple GPUs**

- Improvements in runtime mechanisms (OmpSs + CUDA)
  - Use of multiple streams
  - High asynchrony and overlap (transfers and kernels)
  - **Overlap kernels**
  - Take overheads out of the critical path
- Improvement in schedulers
  - Late binding of locality aware decisions
  - **Propagate priorities**







J. Planas et al, "Optimizing Task-based Execution Support on Asynchronous Devices." Submitted


50

#### **Runtime Aware Architectures**

#### The runtime **drives** the hardware design

Barcelona Supercomputing Center

ntro Nacional de Supercomputación






## **Superscalar vision at Multicore level**


Superscalar World			Multicore World			
Out-of-Order, Kilo-Instruction Processor,			Task-based, Data-flow Graph, Dynamic			
Distant Parallelism			Parallelism			
Branch Predictor, S	peculation		Tasks Output Prediction,			
Fuzzy Computation			Speculation			
Dual Data Cache, S	ack for VLIW		Hybrid Memory Hierarchy, NVM			
Register Renaming	, Virtual Regs		Late Task Memory Allocation			
Cache Reuse, Prefetching, Victim C.			Data Reuse, Prefetching			
In-memory Compu	tation		In-memory FU's			
Accelerators, Different ISA's, SMT			Heterogeneity of Tasks and HW			
Critical Path Exploitation			Task-criticality			
Resilience			Resilience			
Memory Wall	Aemory Wall Power Wall		Load Balancing and Scheduling			
Programmability			Interconnection Network			
Wall	Resilience Wall		Data Movement			



#### **Architecture Proposals in RoMoL**



#### **Runtime Management of Local Memories (LM)**






Ll. Alvarez et al. Transparent Usage of Hybrid on-Chip Memory Hierarchies in Multicores. ISCA 2015. Ll. Alvarez et al Runtime-Guided Management of Scratchpad Memories in Multicore Architectures. PACT 2015

## **OmpSs in Heterogeneous Systems**

#### Heterogeneous systems

- Big-little processors
- Accelerators
- Hard to program



Task-based programming models can adapt to these scenarios

- Detect tasks in the critical path and run them in fast cores
- Non-critical tasks can run in slower cores
- Assign tasks to the most energy-efficient HW component
- Runtime takes core of balancing the load
- Same performance with less power consumption





# **Architectural Support for DVFS**

#### Reduce overheads of software solution

- Serialization in DVFS reconfigurations
- User-kernel mode switches

#### Runtime Support Unit (RSU)


- Power budget
- State of cores
- Criticality of running tasks

#### Runtime system notifies RSU

- Start task execution
  - Criticality
  - Running core
- End task execution


# Same algorithm for DVFS reconfigurations







#### **Architectural Support for DVFS**






E. Castillo, CATA: Criticality Aware Task Acceleration for Multicore Processors (IPDPS'16)

Project

#### TaskSuperscalar (TaskSs) Pipeline

- Hardware design for a distributed task superscalar pipeline frontend (MICRO'10)
  - Can be embedded into any manycore fabric
  - Drive hundreds of threads
  - Work windows of thousands of tasks
  - Fine grain task parallelism
- TaskSs components:
  - Gateway (GW): Allocate resources for task meta-data
  - Object Renaming Table (ORT)
    - Map memory objects to producer tasks
  - Object Versioning Table (OVT)
    - Maintain multiple object versions
  - Task Reservation Stations (TRS)
    - Store and track task in-flght meta-data
- Implementing TaskSs @ Xilinx Zynq




**Multicore Fabric** 







#### Architectural Support for Task Dependence Management (TDM) with Flexible Software Scheduling

- Task creation is a bottleneck since it involves dependence tracking
- Our hardware proposal (TDM)
  - takes care of dependence tracking
  - exposes scheduling to the SW
- Our results demonstrate that this flexibility allows TDM to beat the state-of-the-art










E. Castillo et al, Architectural Support for Task Dependence Management with Flexible Software Scheduling submitted to MICRO'17)



# **Approximate Task Memoization (ATM)**

- Approximate Task Memoization (ATM) aims at eliminating redundant computations.
- ATM leverages runtime system metadatata to identify tasks that can be memoized.
  - ATM achieves 1.4x average speedup when only applying memoization techniques (Static ATM).
  - ATM achieves an increased 2.5x average speedup with an average 0.7% accuracy loss with task approcimation (Dynamic ATM).



I. Brumar et al, ATM: Approximate Task Memoization in the Runtime System (IPDPS'17)






### Exploiting the Task Dependency Graph (TDG) to Reduce Coherence Traffic

- To reduce coherence traffic, the state-of-the-art applies round-robin mechanisms at the runtime level.
- Exploiting the information contained at the TDG level is effective to
  - improve performance

tro Nacional de Supercomputación


 dramatically reduce coherence traffic (2.26x reduction with respect to the state-of-the-art).



State-of-the-art Partition (DEP) Gauss-Seidel TDG

DEP requires ~200GB of data transfer across a 288 cores system






### **Exploiting the Task Dependency Graph** (TDG) to Reduce Coherence Traffic

- To reduce coherence traffic, the stateof-the-art applies round-robin mechanisms at the runtime level.
- Exploiting the information contained at the TDG level is effective to
  - improve performance

ro Nacional de Supercomputación


 dramatically reduce coherence traffic (2.26x reduction with respect to the state-of-the-art).




Graph Algorithms-Driven Partition (RIP-DEP) CONTROL DATA Gauss-Seidel TDG 28 TB 4.6 TE 600 250500 transfer (GB) 200 **RIP-DEP requires ~90GB** 400 150 300 of data transfer across a 100 200 100 288 cores system DFIFO SA SA DEP RIP-DEP RIP-MW DFIFO DEP RIP-DEP RIP-MW (a) Gauss-Seidel (b) Integral histogram Barcelona I. Sánchez et al, Reducing Data Movements on Shared Memory Supercomputing Architectures (submitted to SC'17)

# **Dealing with a New Form Of Heterogeneity**

- Manufacturing Variability of CPUs Different power consumption
- Power variability becomes performance heterogeneity in power constrained environments






- Typical load-balancing may not be sufficient
- Redistributing power and number of active cores among sockets can improve performance





### **Dynamic Analysis and Exploration**

- Statically trying all configurations is not practical
  - Huge overhead (one execution for each configuration)
  - Has to be performed on each node
- Online analysis: Try multiple configurations in a single run.






Supercomputing Center Centro Nacional de Supercomputación D. Chasapis et al, Runtime-Guided Mitigation of Manufacturing Variability in Power-Constrained Multi-Socket NUMA Nodes (ICS'16)



#### **Introduction - A New Form Of Heterogeneity**



- Platform: 2 x sockets with 12 core Intel Xeon E5-2695v2
- Power variability becomes performance heterogeneity in power constrained environments



#### Hash Join, Sorting, Aggregation, DBMS


- Goal: Vector acceleration of data bases
- "Real vector" extensions to x86
  - Pipeline operands to the functional unit (like Cray machines, not like SSE/AVX)
  - Scatter/gather, masking, vector length register
  - Implemented in PTLSim + DRAMSim2
- Hash join work published in MICRO 2012
  - 1.94x (large data sets) and 4.56x (cache resident data sets) of speedup for TPC-H
    - Memory bandwidth is the bottleneck
- Sorting paper published in HPCA 2015

Supercomputing Center

Centro Nacional de Supercomputación

 Compare existing vectorized quicksort, bitonic mergesort, radix sort on a consistent platform


- Propose novel approach (VSR) for vectorizing radix sort with 2 new instructions
  - Similarity with AVX512-CD instructions (but cannot use Intel's instructions because the algorithm requires strict ordering)
  - Small CAM
- 3.4x speedup over next-best vectorised algorithm with the same hardware configuration due to:
  - Transforming strided accesses to unit-stride
  - Elminating replicated data structures
- Ongoing work on aggregations
- Reduction to a group of values, not a single scalar value ISCA 2016
  - Building from VSR work





■ 1 lane □ 2 lanes ■ 4 lanes

#### **Overlap Communication and Computation**

- Hybrid MPI/OmpSs: Linpack example
- Extend asynchronous data-flow execution to outer level
  - Taskify MPI communication primitives
- Automatic lookahead
- Improved performance
- Tolerance to network bandwidth
- Tolerance to OS noise










Barcelona Supercomputing Center Centro Nacional de Supercomputación

V. Marjanovic et al, "Overlapping Communication and Computation by using a Hybrid MPI/SMPSs Approach" ICS 2010



#### **Effects on Bandwidth**





V. Subotic et al. "Overlapping communication and computation by enforcing speculative data-flow", January 2008, HiPEAC



### **Related Work**

- Rigel Architecture (ISCA 2009)
  - No L1D, non-coherent L2, read-only, private and cluster-shared data
  - Global accesses bypass the L2 and go directly to L3
- SARC Architecture (IEEE MICRO 2010)
  - Throughput-aware architecture
  - TLBs used to access remote LMs and migrate data accross LMs
- Runnemede Architecture (HPCA 2013)
  - Coherence islands (SW managed) + Hierarchy of LMs
  - Dataflow execution (codelets)
- Carbon (ISCA 2007)
  - Hardware scheduling for task-based programs
- Holistic run-time parallelism management (ICS 2013)
- Runtime-guided coherence protocols (IPDPS 2014)





#### **RoMoL** ... papers

- V. Marjanovic et al., "Effective communication and computation overlap with hybrid MPI/SMPSs." **PPoPP 2010**
- Y. Etsion et al., "Task Superscalar: An Out-of-Order Task Pipeline." MICRO 2010
- N. Vujic et al., "Automatic Prefetch and Modulo Scheduling Transformations for the Cell BE Architecture." IEEE TPDS 2010
- V. Marjanovic et al., "Overlapping communication and computation by using a hybrid MPI/SMPSs approach." ICS 2010
- T. Hayes et al., "Vector Extensions for Decision Support DBMS Acceleration".
  MICRO 2012
- L. Alvarez, et al., "Hardware-software coherence protocol for the coexistence of caches and local memories." **SC 2012**
- M. Valero et al., "Runtime-Aware Architectures: A First Approach". SuperFRI 2014
- L. Alvarez, et al., "Hardware-Software Coherence Protocol for the Coexistence of Caches and Local Memories." IEEE TC 2015





#### **RoMoL** ... papers

- M. Casas et al., "Runtime-Aware Architectures". Euro-Par 2015.
- T. Hayes et al., "VSR sort: A novel vectorised sorting algorithm & architecture extensions for future microprocessors". **HPCA 2015**
- K. Chronaki et al., "Criticality-Aware Dynamic Task Schedulling for Heterogeneous Architectures". **ICS 2015**
- L. Alvarez et al., "Coherence Protocol for Transparent Management of Scratchpad Memories in Shared Memory Manycore Architectures". ISCA 2015
- L. Alvarez et al., "Run-Time Guided Management of Scratchpad Memories in Multicore Architectures". **PACT 2015**
- L. Jaulmes et al., "Exploiting Asycnhrony from Exact Forward Recoveries for DUE in Iterative Solvers". **SC 2015**
- D. Chasapis et al., "PARSECSs: Evaluating the Impact of Task Parallelism in the PARSEC Benchmark Suite." ACM TACO 2016.
- E. Castillo et al., "CATA: Criticality Aware Task Acceleration for Multicore Processors." IPDPS 2016




#### **RoMoL** ... papers

- T. Hayes et al "Future Vector Microprocessor Extensions for Data Aggregations." **ISCA 2016.**
- D. Chasapis et al., "Runtime-Guided Mitigation of Manufacturing Variability in Power-Constrained Multi-Socket NUMA Nodes." **ICS 2016**
- P. Caheny et al., "Reducing cache coherence traffic with hierarchical directory cache and NUMA-aware runtime scheduling." **PACT 2016**
- T. Grass et al., "MUSA: A multi-level simulation approach for nextgeneration HPC machines." **SC 2016**
- I. Brumar et al., "ATM: Approximate Task Memoization in the Runtime System." IPDPS 2017
- K. Chronaki et al., "Task Scheduling Techniques for Asymmetric Multi-Core Systems." IEEE TPDS 2017
- C. Ortega et al., "libPRISM: An Intelligent Adaptation of Prefetch and SMT Levels." ICS 2017



#### **Roadmaps to Exaflop**





# **HPC** is a global competition

"The country with the strongest computing capability will host the world's next scientific breakthroughs".

> US House Science, Space and Technology Committee Chairman Lamar Smith (R-TX)





"Our goal is for Europe to become one of the top 3 world leaders in high-performance computing by 2020".

European Commission President Jean-Claude Juncker (27 October 2015)

"Europe can develop an exascale machine with ARM technology. Maybe we need an **(5) AIRBUS** consortium for HPC and Big Data".

Seymour Cray Award Ceremony Nov. 2015 Mateo Valero





# HPC: a disruptive technology for Industry



"The transformational impact of excellent science in research and innovation"

*Final plenary panel at ICT - Innovate, Connect, Transform conference, 22 Oct 2015, Lisbon.* 

"...Europe has a unique opportunity to act and invest in the development and deployment of High Performance Computing (HPC) technology, Big Data and applications to ensure the competitiveness of its research and its industries."

> *Günther Oettinger, Digital Economy & Society Commissioner*





#### **BSC and the EC**



Final plenary panel at ICT - Innovate, Connect, Transfor"m conference, 22 October 2015 Lisbon, Portugal.

the transformational impact of excellent science in research and innovation

"Europe needs to develop an entire domestic exascale stack from the processor all the way to the system and application software"

Mateo Valero, Director of Barcelona Supercomputing Center



Director of Barcelona Supercomputing Center, Mateo Valero, makes a pledge for developing a strong HPC ecosystem.

#### Published on 12/04/2016

Europe has the competence and skills to engage in the global competition towards Exascale Supercomputing. To fully benefit from the opportunities of the digital single market, Europe must strengthen the fundamental research on which digital transformation is based and build a stronger European High Performance Computing (HPC) ecosystem.

In a <u>guest blog post</u> on Commissioner Günther Oettinger's <u>website</u> Mateo Valero stresses the need for Europe to join the race towards Exascale supercomputing. According to him, there is an open window of opportunity for the High Performance Computing (HPC) development that would stimulate scientific breakthroughs and have tremendous impact on society and industry.



< Share

#### **Mont-Blanc HPC Stack for ARM**




#### Industrial applications





Barcelona Supercomputing Center Centro Nacional de Supercomputación


### **BSC Accelerator**



512 RiscV cores in 64 clusters, 16GF/core:8TF4 HBM stacks (16GB, 1TB/s each):64GB @ 4TB/s16 custom SCM/Flash channels (1TB, 25GB/s each):16TB @ 0.4TB/s

А	D	D	Н	Н	Н	Н	D	D	А
D	С	С	С	С	С	С	С	С	D
D	С	С	С	С	С	С	С	С	D
Н	С	С	С	С	С	С	С	С	н
Н	С	С	С	С	С	С	С	С	Н
Н	С	С	С	С	С	С	С	С	Н
Н	С	С	С	С	С	С	С	С	Н
D	С	С	С	С	С	С	С	С	D
D	С	С	С	С	С	С	С	С	D
А	D	D	Н	Н	Н	Н	D	D	А





Flash

Flash

Flash

Flash

Flash

Flash

Flash

Flash

mem

mem

cyclone

mem

mem

interposer

Flash

Flash

Flash

Flash

Flash

Flash

Flash

Flash

#### **RISC-V ISA**

**Vector Unit** 

2048b vector

512b alu (4clk/op)

1 GHz @ Vmin

000

**4w Fetch** 

- 64KB I\$
- Decoupled I\$/BP
- · 2 level BP
- Loop Stream Detector

#### 4w Rename/Retire D\$

- 64KB
- 64B/line
- · 128 in-flight misses
- Hardware prefetch

#### 1MB L2 per core

#### D\$ to L2

- 1x512b read
- 1x512b write

#### L2 to mesh

• 1x512b read

• 1x512b write Cluster holds snoop filter

## **HPC European strategy & Innovation**

A window of opportunity is open:

- Basic industrial and scientific know-how is available
- Excellent funding opportunities exist in H2020 at European level and in the member state structural funds

It's time to invest in large Flagship projects for HPC to gain critical mass


# Do we need an **S** AIRBUS type consortium for HPC and Big Data?

http://ec.europa.eu/commission/2014-2019/oettinger/blog/mateo-valerodirector-barcelona-supercomputing-center\_en



#### **HPC European strategy & Innovation**

#### Current infrastructure sagging under its own weight




(1) IDC Directions 2013: Why the Datacenter of the Future Will Leverage a Converged Infrastructure, March 2013, Matt Eastwood; (2) & (3) IDC Predictions 2012: Competing for 2020, Document 231720, December 2011, Frank Gens; (4) http://en.wikipedia.org



Prof. Mateo Valero – Big Data


#### **The Data Deluge**







Prof. Mateo Valero – Big Data



Barcelona Supercomputing Center Centro Nacional de Supercomputación

Prof. Mateo Valero – Big Data

**Higgs and Englert's Nobel for Physics 2013** 

Last year one of the most computer-intensive scientific experiments ever undertaken confirmed Peter Higgs and François Englert's theory by making the Higgs boson – the socalled "God particle" – in an \$8bn atom smasher, the Large Hadron Collider at Cern outside Geneva.

"the LHC produces 600 TB/sec... and after filtering needs to store 25 PB/year"... 15 million sensors....

#### **Big Data in Biology**

#### **TECHNOLOGY FEATURE** THE BIG CHALLENGES **OF BIG DATA**

As they grapple with increasingly large data sets, biologists and computer scientists uncork new bottlenecks.



Extremely powerful computers are needed to help biologists to hand le big-data traffic jams.

#### BY VIVIEN MARX

D iologists are joining the big-data club. BWith the advent of high-throughput genomics, life scientists are starting to grapple with massive data sets, encountering est biology-data repositories, currently stores challenges with handling, processing and mov-20 petabytes (1 petabyte is 10<sup>th</sup> bytes) of data ing information that were cace the domain of and back-ups about genes, proteins and small astronomers and high-energy physicists<sup>1</sup>.


With every passing year, they turn more often to big data to probe everything from the regulation of genes and the evolution of genomes to why coastal algae bloom, what microbes dwell where in human body cavities laboratory near Geneva, Switzerland, Every

and how the genetic make-up of different can-cers influences how cancer patients fare<sup>2</sup>. The Hadron Collider generate around 15 petabytes European Bioinformatics Institute (EBI) in Hinston, UK, part of the European Molecular Biology Laboratory and one of the world's largmolecules. Genomic data account for 2 petabytes of that, a number that more than doubles every year' (see 'Data explosion').

This data pile is just one-tenth the size of the


of data — the equivalent of about 4 million high-definition feature-length films. But the EBI and institutes like it face similar datawrangling challenges to those at CERN, says Ewan Birney, associate director of the EBL He and his colleagues now regularly meet with organizations such as CERN and the European Space Agency (ESA) in Paris to swap lessons about data storage, analysis and sharing. All labs need to manipulate data to yield


research answers. As prices drop for highthroughput instruments such as automated 13 JUNE 2013 | VOL 498 | NATURE | 255





#### **Sequencing Costs**





#### Source: National Human Genome Research Institute (NHGRI) http://www.genome.gov/sequencingcosts/


- "Cost per Megabase of DNA Sequence" the cost of determining one megabase (Mb; a million bases) of DNA sequence of a specified quality
  "Cost per Genome" the cost of sequencing a human-sized genome. For each, a graph is provided showing the data since 2001

In both graphs, the data from 2001 through October 2007 represent the costs of generating DNA sequence using Sanger-based chemistries and capillary-based instruments ('first generation' sequencing platforms). Beginning in January 2008, the data represent the costs of generating DNA sequence using 'second-generation' (or 'next-generation') sequencing platforms. The change in instruments represents the rapid evolution of DNA sequencing technologies that has occurred in recent years.




Prof. Mateo Valero – Big Data

### **Cognitive Computing**





Acuerdo de colaboración para promover conjuntamente el desarrollo de sistemas avanzados de "deep learning" con aplicaciones a los servicios bancarios







# Example: Cognitive Computing is already in business

In 2011 IBM Watson computer defeated two of Jeopardy's greatest champions



Since then, Watson supercomputer has become 24 times faster and smarter, 90% smaller, with a 2,400% improvement in performance

Watson Group has collaborated with partners to build 6,000 apps





77

nter Itro Nacional de Supercomputación Prof. Mateo Valero – Big Data

### **Neural Networks**

- Computational model in computer science based on a collection of simple neural units.
- Each neural unit is connected to many others
  - The strengths of these connections is expressed in terms of weights.
  - Neural units compute summation functions
- NN are self-learning and can be trained
- NN are particularly good in feature detection.
- In practice, NN can be expressed in terms of matrix-matrix multiplications.







#### IA+HPC






SC-2017-SLC

#### Dios los cría y la IA+HPC los junta....






#### IA+HPC







# **BSC strategy for Artificial Intelligence**

Projects with public/private institutions and companies


Precision medicine					Other domains		
	Genomic Analytics	Text Analytics	Medical Imaging	Organ simulation	Social & Personal Data	Industrial CASE apps	Earth Sciences
	Data models and algorithms (approximate computing reduced precision, adaptive layers, DL/Graph Analytics,)						
	Programming models and runtimes (PyCOMPSs, TIRAMISU, interoperability current approaches)						
	Hw acceleration of DL workloads (novel architectures for NN, FPGA acceleration)						
Data platforms + standards							




Barcelona Supercomputing Center Centro Nacional de Supercomputación

### NVIDIA Tesla P4 and P40 GPU's (2016)

- Tesla P4
  - # CUDA cores: 2560 @ 1063MHz
  - Peak single precision: 5.5TFLOPS
  - Peak INT8: 22 TOPS
  - Low precision: 8-bit dot-product with 32-bit accumulate
  - VRAM: 8 GB GDDR5 @ 192 GB/s
  - TDP: ~75W
- Tesla P40
  - # CUDA cores: 2560 @ 1531MHz
  - Peak single precision: 12.0TFLOPS
  - Peak INT8: 47 TOPS
  - Low precision: 8-bit dot-product with 32-bit accumulate
  - VRAM: 24 GB GDDR5 @ 346GB/s
  - TDP: ~250W








83

# Google Tensor Processing Unit (2015, published 2017)

- 34 GB/s off-chip memory
- 28MB on-chip memory
- Frequency 700MHz
- TDP 75W
- Matrix Multiply Unit
  - 256x256 MAC Units
  - 8-bit multiply and adds
  - 32-bit accumulators
- Peak Throughput: 92 TOPS/s
- Power Efficiency: 132 GOPS/W
- GPUs for training, TPUs for inference
- Gameplay to beat the World Go champion
- Internally used at google for Streetview and
- Rankbrain search optimizer






Source: google


#### Nervana's Lake Crest Deep Learning Architecture (2017)

- The Lake Crest chip will operate as a Xeon Co-processor.
- Tensor-based (i. e. dense linear algebra computations)
- 4 8GB HBM2 at the same chip interposer@1TB/s
  - Each HBM has its own memory controller
- 12 Inter-Chip Links (ICL) 20x faster than PCI
- 12 Computing Nodes featuring several cores
- Intel's new "Flexpoint" architecture within the Nodes
  - Flexpoint enables 10x ILP increase and low power consumption






- Each N-neuron Hidden Layer (HL) requires a NxN GEMM
- 2D NxN Systolic Array carries out NxN GEMM in 2N+1 cycles.




- Each N-neuron Hidden Layer (HL) requires a NxN GEMM
- 2D NxN Systolic Array carries out NxN GFMM in 2N+1 cycles.



ro Nacional de Supercomputaciór

- Each N-neuron Hidden Layer (HL) requires a NxN GEMM
- 2D NxN Systolic Array carries out NxN GFMM in 2N+1 cycles.




Matrix Size

Supercomputing


categories like "ship", "cat" or "deer".

- Each N-neuron Hidden Layer (HL) requires a NxN GEMM
- 2D NxN Systolic Array carries out NxN GEMM in 2N+1 cycles.



### **BSC Proposal for Deep Learning**

16 2D-systolic arrays 4096x4096@1GHz: 4 HBM stacks (16GB@1TB/s each): DDR5 SDRAM (384GB@180GB/s): 134TOP/s 64 GB @ 4TB/s 384GB @ 0.18TB/s







# **Human Brain Project**



Human Brain Project

- 10-year, 1000M€ FET flagship project
- Goal: to pull together all existing knowledge about the human brain and to reconstruct the brain in supercomputer based models and simulations.
- ( Expected outcomes: new treatments for brain disease and new brain-like computing technologies
- ( BSC role: Provision and optimisation of programming models to allow simulations to be developed efficiently
- ( MareNostrum part of the HPC platform for simulations







91

#### View from Europe: SpiNNaker machine




Human Brain Project

- HBP platform
  - 500,000 cores
  - 6 cabinets
    (including server)
- Launch
  - 30 March 2016






#### **IBM TrueNorth Processor**



- 20mW/cm<sup>2</sup> power density
- 72mW at 0.75V
- 46 Billion SOPS/Watt (Synoptic Operations Per Second) typ.
- 400 Billion SOPS/Watt max.
- Compared to SoA supercomputer at 4.5 Billion FLOPS/Watt




- 64\*64=4096 cores
- 256 neurons/core, 64K synapses/core
- 104Kb/core memory
  - 65Kb for synapse states
  - 32Kb for neuron states/parameters
  - 6Kb for router destination addresses
  - 1Kb for axonal delays




Source: Science magazine

# **View from Europe: Heidelberg HICANN**

- Wafer-scale analogue neuromorphic system
- 8" 180nm wafer:
  - 200,000 neurons
  - 50M synapses
  - 10<sup>4</sup>x faster than biology









Human Brain Project

# Quantum Computing: Brave New World of post-Moore architecture

#### **(** Quantum Processors


- Dwave
- IBM
- Microsoft
- Google
- View from Europe: Delft University Prototypes



#### **D-Wave Quantum Processor**

- ( Environment colder than space
- **(**Leverages superconducting quantum effect
- (1000 qbits, 128K josephson junctions
- ( Installed at NSA, Google, UCSB
- (10<sup>8</sup>X faster than Quantum Monte Carlo

Algorithm on a single core<sup>\*</sup>





Starting at room temperature at the top, the temperature decreases at each level until it is close to absolute zero where the processor itself is located.



• Source: Denchev et al. What is the Computational Value of Finite-Range Tunneling? Phys. Rev. August 2016

#### IBM

#### ( Building "Universal Quantum Computer"

- ( Developed a Quantum Computing API to make developing quantum applications easier
- ( Promotes experimentation on publicly available 5-qbit quantum processor






# **Microsoft and Google**

- ( Microsoft is looking into topological quantum computing in their global "Station Q" research consortium
- ( Microsoft has "Quarc" lab working actively in quantum computer architecture in Redmond.


- ( Google manufactured a 9-bit Quantum Computer in their Quantum Al Lab
- ( Google ambition is to produce a viable quantum computer in the next five years\*



# View from Europe: Delft Quantum Prototypes

- ( 50M Euro grant from Intel
- ( Building hybrid CMOS/Quantum processor
- ( Doing algorithms, compilers, architecture<sup>\*</sup>







Barcelona Supercomputing Center Centro Nacional de Supercomputación



# THANK YOU!

#### www.bsc.es